blob: 2dfedbbbe6fead685153871f7673eff088e90361 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
# $NetBSD: Makefile,v 1.2 2021/05/30 01:56:50 joerg Exp $
LIB= LLVMARMCodeGen
.include <bsd.init.mk>
CPPFLAGS+= -I${LLVM_SRCDIR}/lib/Target/ARM
.PATH: ${LLVM_SRCDIR}/lib/Target/ARM
SRCS+= A15SDOptimizer.cpp \
ARMAsmPrinter.cpp \
ARMBaseInstrInfo.cpp \
ARMBaseRegisterInfo.cpp \
ARMBasicBlockInfo.cpp \
ARMBlockPlacement.cpp \
ARMCallingConv.cpp \
ARMCallLowering.cpp \
ARMConstantIslandPass.cpp \
ARMConstantPoolValue.cpp \
ARMExpandPseudoInsts.cpp \
ARMFastISel.cpp \
ARMFrameLowering.cpp \
ARMHazardRecognizer.cpp \
ARMInstrInfo.cpp \
ARMInstructionSelector.cpp \
ARMISelDAGToDAG.cpp \
ARMISelLowering.cpp \
ARMLegalizerInfo.cpp \
ARMLoadStoreOptimizer.cpp \
ARMLowOverheadLoops.cpp \
ARMMachineFunctionInfo.cpp \
ARMMacroFusion.cpp \
ARMMCInstLower.cpp \
ARMOptimizeBarriersPass.cpp \
ARMParallelDSP.cpp \
ARMRegisterBankInfo.cpp \
ARMRegisterInfo.cpp \
ARMSelectionDAGInfo.cpp \
ARMSLSHardening.cpp \
ARMSubtarget.cpp \
ARMTargetMachine.cpp \
ARMTargetObjectFile.cpp \
ARMTargetTransformInfo.cpp \
MLxExpansionPass.cpp \
MVEGatherScatterLowering.cpp \
MVELaneInterleavingPass.cpp \
MVETailPredication.cpp \
MVETPAndVPTOptimisationsPass.cpp \
MVEVPTBlockPass.cpp \
Thumb1FrameLowering.cpp \
Thumb1InstrInfo.cpp \
Thumb2InstrInfo.cpp \
Thumb2ITBlockPass.cpp \
Thumb2SizeReduction.cpp \
ThumbRegisterInfo.cpp
TABLEGEN_SRC= ARM.td
TABLEGEN_INCLUDES= -I${LLVM_SRCDIR}/lib/Target/ARM
TABLEGEN_OUTPUT= \
ARMGenAsmMatcher.inc|-gen-asm-matcher \
ARMGenAsmWriter.inc|-gen-asm-writer \
ARMGenCallingConv.inc|-gen-callingconv \
ARMGenCodeEmitter.inc|-gen-emitter \
ARMGenDAGISel.inc|-gen-dag-isel \
ARMGenDisassemblerTables.inc|-gen-disassembler \
ARMGenFastISel.inc|-gen-fast-isel \
ARMGenGlobalISel.inc|-gen-global-isel \
ARMGenInstrInfo.inc|-gen-instr-info \
ARMGenMCCodeEmitter.inc|-gen-emitter \
ARMGenMCPseudoLowering.inc|-gen-pseudo-lowering \
ARMGenRegisterBank.inc|-gen-register-bank \
ARMGenRegisterInfo.inc|-gen-register-info \
ARMGenSubtargetInfo.inc|-gen-subtarget \
ARMGenSystemRegister.inc|-gen-searchable-tables
.include "${.PARSEDIR}/../../tablegen.mk"
.if defined(HOSTLIB)
.include <bsd.hostlib.mk>
.else
.include <bsd.lib.mk>
.endif
|