blob: 2abc51342b85706b82bdb05c71e1af2f58e5db75 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
# $NetBSD: Makefile,v 1.3 2014/03/04 21:05:05 joerg Exp $
LIB= LLVMAArch64CodeGen
.include <bsd.init.mk>
.PATH: ${LLVM_SRCDIR}/lib/Target/AArch64
CPPFLAGS+= -I${LLVM_SRCDIR}/lib/Target/AArch64
SRCS+= AArch64AsmPrinter.cpp \
AArch64BranchFixupPass.cpp \
AArch64FrameLowering.cpp \
AArch64ISelDAGToDAG.cpp \
AArch64ISelLowering.cpp \
AArch64InstrInfo.cpp \
AArch64MachineFunctionInfo.cpp \
AArch64MCInstLower.cpp \
AArch64RegisterInfo.cpp \
AArch64SelectionDAGInfo.cpp \
AArch64Subtarget.cpp \
AArch64TargetMachine.cpp \
AArch64TargetObjectFile.cpp \
AArch64TargetTransformInfo.cpp
TABLEGEN_SRC= AArch64.td
TABLEGEN_INCLUDES= -I${LLVM_SRCDIR}/lib/Target/AArch64
TABLEGEN_OUTPUT= \
AArch64GenAsmMatcher.inc|-gen-asm-matcher \
AArch64GenAsmWriter.inc|-gen-asm-writer \
AArch64GenCallingConv.inc|-gen-callingconv \
AArch64GenDisassemblerTables.inc|-gen-disassembler \
AArch64GenInstrInfo.inc|-gen-instr-info \
AArch64GenMCCodeEmitter.inc|-gen-emitter^-mc-emitter \
AArch64GenMCPseudoLowering.inc|-gen-pseudo-lowering \
AArch64GenRegisterInfo.inc|-gen-register-info \
AArch64GenDAGISel.inc|-gen-dag-isel \
AArch64GenSubtargetInfo.inc|-gen-subtarget
.include "${.PARSEDIR}/../../tablegen.mk"
.if defined(HOSTLIB)
.include <bsd.hostlib.mk>
.else
.include <bsd.lib.mk>
.endif
|