1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
|
/* $NetBSD: dwlpx.c,v 1.43 2021/08/07 16:18:41 thorpej Exp $ */
/*
* Copyright (c) 1997 by Matthew Jacob
* NASA AMES Research Center.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice immediately at the beginning of the file, without modification,
* this list of conditions, and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dwlpx.c,v 1.43 2021/08/07 16:18:41 thorpej Exp $");
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/device.h>
#include <sys/cpu.h>
#include <machine/autoconf.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <alpha/tlsb/tlsbreg.h>
#include <alpha/tlsb/kftxxvar.h>
#include <alpha/tlsb/kftxxreg.h>
#include <alpha/pci/dwlpxreg.h>
#include <alpha/pci/dwlpxvar.h>
#define KV(_addr) ((void *)ALPHA_PHYS_TO_K0SEG((_addr)))
#define DWLPX_SYSBASE(sc) \
((((unsigned long)((sc)->dwlpx_node - 4)) << 36) | \
(((unsigned long) (sc)->dwlpx_hosenum) << 34) | \
(1LL << 39))
#define DWLPX_SYSBASE1(node, hosenum) \
((((unsigned long)(node - 4)) << 36) | \
(((unsigned long) hosenum) << 34) | \
(1LL << 39))
static int dwlpxmatch(device_t, cfdata_t, void *);
static void dwlpxattach(device_t, device_t, void *);
CFATTACH_DECL_NEW(dwlpx, sizeof(struct dwlpx_softc),
dwlpxmatch, dwlpxattach, NULL, NULL);
extern struct cfdriver dwlpx_cd;
void dwlpx_errintr(void *, u_long vec);
static int
dwlpxmatch(device_t parent, cfdata_t cf, void *aux)
{
struct kft_dev_attach_args *ka = aux;
unsigned long ls;
uint32_t ctl;
if (strcmp(ka->ka_name, dwlpx_cd.cd_name) != 0)
return (0);
ls = DWLPX_SYSBASE1(ka->ka_node, ka->ka_hosenum);
/*
* Probe the first HPC to make sure this really is a dwlpx and
* nothing else.
*/
if (badaddr(KV(PCIA_CTL(1) + ls), sizeof (ctl)) != 0) {
/*
* If we are here something went wrong. One reason
* could be that this is a dwlma and not a dwlpx.
*
* We can not clear potential illegal CSR errors here
* since it is unknown hardware.
*/
return (0);
}
return (1);
}
static void
dwlpxattach(device_t parent, device_t self, void *aux)
{
struct dwlpx_softc *sc = device_private(self);
struct dwlpx_config *ccp = &sc->dwlpx_cc;
struct kft_dev_attach_args *ka = aux;
struct pcibus_attach_args pba;
uint32_t pcia_present;
sc->dwlpx_dev = self;
sc->dwlpx_node = ka->ka_node;
sc->dwlpx_dtype = ka->ka_dtype;
sc->dwlpx_hosenum = ka->ka_hosenum;
dwlpx_init(sc);
dwlpx_dma_init(ccp);
pcia_present = REGVAL(PCIA_PRESENT + ccp->cc_sysbase);
aprint_normal(": PCIA rev. %d, STD I/O %spresent, %dK S/G entries\n",
(pcia_present >> PCIA_PRESENT_REVSHIFT) & PCIA_PRESENT_REVMASK,
(pcia_present & PCIA_PRESENT_STDIO) == 0 ? "not " : "",
sc->dwlpx_sgmapsz == DWLPX_SG128K ? 128 : 32);
#if 0
{
int hpc, slot, slotval;
const char *str;
for (hpc = 0; hpc < sc->dwlpx_nhpc; hpc++) {
for (slot = 0; slot < 4; slot++) {
slotval = (pcia_present >>
PCIA_PRESENT_SLOTSHIFT(hpc, slot)) &
PCIA_PRESENT_SLOT_MASK;
if (slotval == PCIA_PRESENT_SLOT_NONE)
continue;
switch (slotval) {
case PCIA_PRESENT_SLOT_25W:
str = "25";
break;
case PCIA_PRESENT_SLOT_15W:
str = "15";
break;
case PCIA_PRESENT_SLOW_7W:
default: /* XXX gcc */
str = "7.5";
break;
}
aprint_normal_dev(sc->dwlpx_dev,
"hpc %d slot %d: %s watt module\n",
hpc, slot, str);
}
}
}
#endif
/*
* Set up interrupts
*/
alpha_pci_intr_init(&sc->dwlpx_cc, &sc->dwlpx_cc.cc_iot,
&sc->dwlpx_cc.cc_memt, &sc->dwlpx_cc.cc_pc);
/*
* Attach PCI bus
*/
pba.pba_iot = &sc->dwlpx_cc.cc_iot;
pba.pba_memt = &sc->dwlpx_cc.cc_memt;
pba.pba_dmat = /* start with direct, may change... */
alphabus_dma_get_tag(&sc->dwlpx_cc.cc_dmat_direct, ALPHA_BUS_PCI);
pba.pba_dmat64 = NULL;
pba.pba_pc = &sc->dwlpx_cc.cc_pc;
pba.pba_bus = 0;
pba.pba_bridgetag = NULL;
pba.pba_flags = PCI_FLAGS_IO_OKAY | PCI_FLAGS_MEM_OKAY |
PCI_FLAGS_MRL_OKAY | PCI_FLAGS_MRM_OKAY | PCI_FLAGS_MWI_OKAY;
config_found(self, &pba, pcibusprint, CFARGS_NONE);
}
void
dwlpx_init(struct dwlpx_softc *sc)
{
uint32_t ctl;
struct dwlpx_config *ccp = &sc->dwlpx_cc;
unsigned long vec, ls = DWLPX_SYSBASE(sc);
int i;
if (ccp->cc_initted == 0) {
/*
* On reads, you get a fault if you read a nonexisted HPC.
* We know the internal KFTIA hose (hose 0) has only 2 HPCs,
* but we can also actually probe for HPCs.
* Assume at least one.
*/
for (sc->dwlpx_nhpc = 1; sc->dwlpx_nhpc < NHPC;
sc->dwlpx_nhpc++) {
if (badaddr(KV(PCIA_CTL(sc->dwlpx_nhpc) + ls),
sizeof (ctl)) != 0) {
break;
}
}
if (sc->dwlpx_nhpc != NHPC) {
/* clear (potential) Illegal CSR Address Error */
REGVAL(PCIA_ERR(0) + DWLPX_SYSBASE(sc)) =
PCIA_ERR_ALLERR;
}
dwlpx_bus_io_init(&ccp->cc_iot, ccp);
dwlpx_bus_mem_init(&ccp->cc_memt, ccp);
}
dwlpx_pci_init(&ccp->cc_pc, ccp);
ccp->cc_sc = sc;
/*
* Establish a precalculated base for convenience's sake.
*/
ccp->cc_sysbase = ls;
/*
* If there are only 2 HPCs, then the 'present' register is not
* implemented, so there will only ever be 32K SG entries. Otherwise
* any revision greater than zero will have 128K entries.
*/
ctl = REGVAL(PCIA_PRESENT + ccp->cc_sysbase);
if (sc->dwlpx_nhpc == 2) {
sc->dwlpx_sgmapsz = DWLPX_SG32K;
#if 0
/*
* As of 2/25/98- When I enable SG128K, and then have to flip
* TBIT below, I get bad SGRAM errors. We'll fix this later
* if this gets important.
*/
} else if ((ctl >> PCIA_PRESENT_REVSHIFT) & PCIA_PRESENT_REVMASK) {
sc->dwlpx_sgmapsz = DWLPX_SG128K;
#endif
} else {
sc->dwlpx_sgmapsz = DWLPX_SG32K;
}
/*
* Set up interrupt stuff for this DWLPX.
*
* Note that all PCI interrupt pins are disabled at this time.
*
* Do this even for all HPCs- even for the nonexistent
* one on hose zero of a KFTIA.
*/
mutex_enter(&cpu_lock);
vec = scb_alloc(dwlpx_errintr, sc);
mutex_exit(&cpu_lock);
if (vec == SCB_ALLOC_FAILED)
panic("%s: unable to allocate error vector",
device_xname(sc->dwlpx_dev));
aprint_normal_dev(sc->dwlpx_dev, "error interrupt at vector 0x%lx\n",
vec);
for (i = 0; i < NHPC; i++) {
REGVAL(PCIA_IMASK(i) + ccp->cc_sysbase) = DWLPX_IMASK_DFLT;
REGVAL(PCIA_ERRVEC(i) + ccp->cc_sysbase) = vec;
}
/*
* Establish HAE values, as well as make sure of sanity elsewhere.
*/
for (i = 0; i < sc->dwlpx_nhpc; i++) {
ctl = REGVAL(PCIA_CTL(i) + ccp->cc_sysbase);
ctl &= 0x0fffffff;
ctl &= ~(PCIA_CTL_MHAE(0x1f) | PCIA_CTL_IHAE(0x1f));
/*
* I originally also had it or'ing in 3, which makes no sense.
*/
ctl |= PCIA_CTL_RMMENA | PCIA_CTL_RMMARB;
/*
* Only valid if we're attached to a KFTIA or a KTHA.
*/
ctl |= PCIA_CTL_3UP;
ctl |= PCIA_CTL_CUTENA;
/*
* Fit in appropriate S/G Map Ram size.
*/
if (sc->dwlpx_sgmapsz == DWLPX_SG32K)
ctl |= PCIA_CTL_SG32K;
else if (sc->dwlpx_sgmapsz == DWLPX_SG128K)
ctl |= PCIA_CTL_SG128K;
else
ctl |= PCIA_CTL_SG32K;
REGVAL(PCIA_CTL(i) + ccp->cc_sysbase) = ctl;
}
/*
* Enable TBIT if required
*/
if (sc->dwlpx_sgmapsz == DWLPX_SG128K)
REGVAL(PCIA_TBIT + ccp->cc_sysbase) = 1;
alpha_mb();
ccp->cc_initted = 1;
}
void
dwlpx_errintr(void *arg, unsigned long vec)
{
struct dwlpx_softc *sc = arg;
struct dwlpx_config *ccp = &sc->dwlpx_cc;
int i;
struct {
uint32_t err;
uint32_t addr;
} hpcs[NHPC];
for (i = 0; i < sc->dwlpx_nhpc; i++) {
hpcs[i].err = REGVAL(PCIA_ERR(i) + ccp->cc_sysbase);
hpcs[i].addr = REGVAL(PCIA_FADR(i) + ccp->cc_sysbase);
}
aprint_error_dev(sc->dwlpx_dev, "node %d hose %d error interrupt\n",
sc->dwlpx_node, sc->dwlpx_hosenum);
for (i = 0; i < sc->dwlpx_nhpc; i++) {
if ((hpcs[i].err & PCIA_ERR_ERROR) == 0)
continue;
aprint_error("\tHPC %d: ERR=0x%08x; DMA %s Memory, "
"Failing Address 0x%x\n",
i, hpcs[i].err, hpcs[i].addr & 0x1? "write to" :
"read from", hpcs[i].addr & ~3);
if (hpcs[i].err & PCIA_ERR_SERR_L)
aprint_error("\t PCI device asserted SERR_L\n");
if (hpcs[i].err & PCIA_ERR_ILAT)
aprint_error("\t Incremental Latency Exceeded\n");
if (hpcs[i].err & PCIA_ERR_SGPRTY)
aprint_error("\t CPU access of SG RAM Parity Error\n");
if (hpcs[i].err & PCIA_ERR_ILLCSR)
aprint_error("\t Illegal CSR Address Error\n");
if (hpcs[i].err & PCIA_ERR_PCINXM)
aprint_error("\t Nonexistent PCI Address Error\n");
if (hpcs[i].err & PCIA_ERR_DSCERR)
aprint_error("\t PCI Target Disconnect Error\n");
if (hpcs[i].err & PCIA_ERR_ABRT)
aprint_error("\t PCI Target Abort Error\n");
if (hpcs[i].err & PCIA_ERR_WPRTY)
aprint_error("\t PCI Write Parity Error\n");
if (hpcs[i].err & PCIA_ERR_DPERR)
aprint_error("\t PCI Data Parity Error\n");
if (hpcs[i].err & PCIA_ERR_APERR)
aprint_error("\t PCI Address Parity Error\n");
if (hpcs[i].err & PCIA_ERR_DFLT)
aprint_error("\t SG Map RAM Invalid Entry Error\n");
if (hpcs[i].err & PCIA_ERR_DPRTY)
aprint_error("\t DMA access of SG RAM Parity Error\n");
if (hpcs[i].err & PCIA_ERR_DRPERR)
aprint_error("\t DMA Read Return Parity Error\n");
if (hpcs[i].err & PCIA_ERR_MABRT)
aprint_error("\t PCI Master Abort Error\n");
if (hpcs[i].err & PCIA_ERR_CPRTY)
aprint_error("\t CSR Parity Error\n");
if (hpcs[i].err & PCIA_ERR_COVR)
aprint_error("\t CSR Overrun Error\n");
if (hpcs[i].err & PCIA_ERR_MBPERR)
aprint_error("\t Mailbox Parity Error\n");
if (hpcs[i].err & PCIA_ERR_MBILI)
aprint_error("\t Mailbox Illegal Length Error\n");
REGVAL(PCIA_ERR(i) + ccp->cc_sysbase) = hpcs[i].err;
}
}
|