1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
|
/* $NetBSD: msan.h,v 1.8 2022/09/13 09:39:49 riastradh Exp $ */
/*
* Copyright (c) 2019-2020 Maxime Villard, m00nbsd.net
* All rights reserved.
*
* This code is part of the KMSAN subsystem of the NetBSD kernel.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#ifndef _AMD64_MSAN_H_
#define _AMD64_MSAN_H_
#include <sys/ksyms.h>
#include <uvm/uvm.h>
#include <machine/pmap.h>
#include <machine/pmap_private.h>
#include <machine/pte.h>
#include <machine/vmparam.h>
#include <x86/bootspace.h>
#ifdef __HAVE_PCPU_AREA
#error "PCPU area not allowed with KMSAN"
#endif
#ifdef __HAVE_DIRECT_MAP
#error "DMAP not allowed with KMSAN"
#endif
/*
* One big shadow, divided in two sub-shadows (SHAD and ORIG), themselves
* divided in two regions (MAIN and KERN).
*/
#define __MD_SHADOW_SIZE 0x20000000000ULL /* 4 * NBPD_L4 */
#define __MD_SHADOW_START (VA_SIGN_NEG((L4_SLOT_KMSAN * NBPD_L4)))
#define __MD_SHADOW_END (__MD_SHADOW_START + __MD_SHADOW_SIZE)
#define __MD_SHAD_MAIN_START (__MD_SHADOW_START)
#define __MD_SHAD_KERN_START (__MD_SHADOW_START + 0x8000000000ULL)
#define __MD_ORIG_MAIN_START (__MD_SHAD_KERN_START + 0x8000000000ULL)
#define __MD_ORIG_KERN_START (__MD_ORIG_MAIN_START + 0x8000000000ULL)
#define __MD_PTR_BASE 0xFFFFFFFF80000000ULL
#define __MD_ORIG_TYPE __BITS(31,28)
static inline int8_t *
kmsan_md_addr_to_shad(const void *addr)
{
vaddr_t va = (vaddr_t)addr;
if (va >= vm_min_kernel_address && va < vm_max_kernel_address) {
return (int8_t *)(__MD_SHAD_MAIN_START + (va - vm_min_kernel_address));
} else if (va >= KERNBASE) {
return (int8_t *)(__MD_SHAD_KERN_START + (va - KERNBASE));
} else {
panic("%s: impossible, va=%p", __func__, (void *)va);
}
}
static inline int8_t *
kmsan_md_addr_to_orig(const void *addr)
{
vaddr_t va = (vaddr_t)addr;
if (va >= vm_min_kernel_address && va < vm_max_kernel_address) {
return (int8_t *)(__MD_ORIG_MAIN_START + (va - vm_min_kernel_address));
} else if (va >= KERNBASE) {
return (int8_t *)(__MD_ORIG_KERN_START + (va - KERNBASE));
} else {
panic("%s: impossible, va=%p", __func__, (void *)va);
}
}
static inline bool
kmsan_md_unsupported(vaddr_t addr)
{
return (addr >= (vaddr_t)PTE_BASE &&
addr < ((vaddr_t)PTE_BASE + NBPD_L4));
}
static inline paddr_t
__md_palloc(void)
{
/* The page is zeroed. */
return pmap_get_physpage();
}
static inline paddr_t
__md_palloc_large(void)
{
struct pglist pglist;
int ret;
if (!uvm.page_init_done)
return 0;
kmsan_init_arg(sizeof(psize_t) + 4 * sizeof(paddr_t) +
sizeof(struct pglist *) + 2 * sizeof(int));
ret = uvm_pglistalloc(NBPD_L2, 0, ~0UL, NBPD_L2, 0,
&pglist, 1, 0);
if (ret != 0)
return 0;
/* The page may not be zeroed. */
return VM_PAGE_TO_PHYS(TAILQ_FIRST(&pglist));
}
static void
kmsan_md_shadow_map_page(vaddr_t va)
{
const pt_entry_t pteflags = PTE_W | pmap_pg_nx | PTE_P;
paddr_t pa;
KASSERT(va >= __MD_SHADOW_START && va < __MD_SHADOW_END);
if (!pmap_valid_entry(L4_BASE[pl4_i(va)])) {
pa = __md_palloc();
L4_BASE[pl4_i(va)] = pa | pteflags;
}
if (!pmap_valid_entry(L3_BASE[pl3_i(va)])) {
pa = __md_palloc();
L3_BASE[pl3_i(va)] = pa | pteflags;
}
if (!pmap_valid_entry(L2_BASE[pl2_i(va)])) {
if ((pa = __md_palloc_large()) != 0) {
L2_BASE[pl2_i(va)] = pa | pteflags | PTE_PS |
pmap_pg_g;
__insn_barrier();
__builtin_memset((void *)va, 0, NBPD_L2);
return;
}
pa = __md_palloc();
L2_BASE[pl2_i(va)] = pa | pteflags;
} else if (L2_BASE[pl2_i(va)] & PTE_PS) {
return;
}
if (!pmap_valid_entry(L1_BASE[pl1_i(va)])) {
pa = __md_palloc();
L1_BASE[pl1_i(va)] = pa | pteflags | pmap_pg_g;
}
}
static void
kmsan_md_init(void)
{
extern struct bootspace bootspace;
size_t i;
CTASSERT((__MD_SHADOW_SIZE / NBPD_L4) == NL4_SLOT_KMSAN);
/* Kernel. */
for (i = 0; i < BTSPACE_NSEGS; i++) {
if (bootspace.segs[i].type == BTSEG_NONE) {
continue;
}
kmsan_shadow_map((void *)bootspace.segs[i].va,
bootspace.segs[i].sz);
}
/* Boot region. */
kmsan_shadow_map((void *)bootspace.boot.va, bootspace.boot.sz);
/* Module map. */
kmsan_shadow_map((void *)bootspace.smodule,
(size_t)(bootspace.emodule - bootspace.smodule));
/* The bootstrap spare va. */
kmsan_shadow_map((void *)bootspace.spareva, PAGE_SIZE);
}
static inline msan_orig_t
kmsan_md_orig_encode(int type, uintptr_t ptr)
{
msan_orig_t ret;
ret = (ptr & 0xFFFFFFFF) & ~__MD_ORIG_TYPE;
ret |= __SHIFTIN(type, __MD_ORIG_TYPE);
return ret;
}
static inline void
kmsan_md_orig_decode(msan_orig_t orig, int *type, uintptr_t *ptr)
{
*type = __SHIFTOUT(orig, __MD_ORIG_TYPE);
*ptr = (uintptr_t)(orig & ~__MD_ORIG_TYPE) | __MD_PTR_BASE;
}
static inline bool
kmsan_md_is_pc(uintptr_t ptr)
{
extern uint8_t __rodata_start;
return (ptr < (uintptr_t)&__rodata_start);
}
static inline bool
__md_unwind_end(const char *name)
{
if (!strcmp(name, "syscall") ||
!strcmp(name, "alltraps") ||
!strcmp(name, "handle_syscall") ||
!strncmp(name, "Xtrap", 5) ||
!strncmp(name, "Xintr", 5) ||
!strncmp(name, "Xhandle", 7) ||
!strncmp(name, "Xresume", 7) ||
!strncmp(name, "Xstray", 6) ||
!strncmp(name, "Xhold", 5) ||
!strncmp(name, "Xrecurse", 8) ||
!strcmp(name, "Xdoreti") ||
!strncmp(name, "Xsoft", 5)) {
return true;
}
return false;
}
static void
kmsan_md_unwind(void)
{
uint64_t *rbp, rip;
const char *mod;
const char *sym;
size_t nsym;
int error;
rbp = (uint64_t *)__builtin_frame_address(0);
nsym = 0;
while (1) {
/* 8(%rbp) contains the saved %rip. */
rip = *(rbp + 1);
if (rip < KERNBASE) {
break;
}
error = ksyms_getname(&mod, &sym, (vaddr_t)rip, KSYMS_PROC);
if (error) {
break;
}
kmsan_printf("#%zu %p in %s <%s>\n", nsym, (void *)rip, sym, mod);
if (__md_unwind_end(sym)) {
break;
}
rbp = (uint64_t *)*(rbp);
if (rbp == 0) {
break;
}
nsym++;
if (nsym >= 15) {
break;
}
}
}
#endif /* _AMD64_MSAN_H_ */
|