blob: 5c208f0492bf57d3c10a1a250942591272e03aa2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/* $NetBSD: cpu.h,v 1.17 2001/09/04 06:19:22 simonb Exp $ */
/* $OpenBSD: cpu.h,v 1.9 1998/01/28 13:46:10 pefo Exp $ */
#ifndef _ARC_CPU_H_
#define _ARC_CPU_H_
/*
* Internal timer causes hard interrupt 5.
*/
#define MIPS_INT_MASK_CLOCK MIPS_INT_MASK_5
#include <mips/cpu.h>
#include <mips/cpuregs.h>
/*
* definitions of cpu-dependent requirements
* referenced in generic code
*/
#define COPY_SIGCODE /* copy sigcode above user stack in exec */
#define INT_MASK_REAL_DEV MIPS3_HARD_INT_MASK /* XXX */
#ifndef _LOCORE
struct tlb;
extern void mips3_TLBWriteIndexedVPS __P((u_int index, struct tlb *tlb));
#endif /* ! _LOCORE */
#endif /* _ARC_CPU_H_ */
|