summaryrefslogtreecommitdiff
path: root/sys/arch/arm/broadcom/bcm2835_aux.c
blob: 0618436f057b0a4fc139632d06abef9493f4c8f4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
/* $NetBSD: bcm2835_aux.c,v 1.3 2021/01/27 03:10:19 thorpej Exp $ */

/*-
 * Copyright (c) 2017 Jared D. McNeill <jmcneill@invisible.ca>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: bcm2835_aux.c,v 1.3 2021/01/27 03:10:19 thorpej Exp $");

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/kmem.h>
#include <sys/bus.h>

#include <dev/clk/clk_backend.h>

#include <dev/fdt/fdtvar.h>

/* Registers */
#define	BCMAUX_AUXIRQ_REG	0x00
#define	BCMAUX_AUXENB_REG	0x04

/* Clock IDs */
#define	BCMAUX_CLOCK_UART	0
#define	BCMAUX_CLOCK_SPI1	1
#define	BCMAUX_CLOCK_SPI2	2
#define	BCMAUX_NCLOCK		3

static int	bcmaux_match(device_t, cfdata_t, void *);
static void	bcmaux_attach(device_t, device_t, void *);

static struct clk *bcmaux_decode(device_t, int, const void *, size_t);

static const struct fdtbus_clock_controller_func bcmaux_fdt_funcs = {
	.decode = bcmaux_decode
};

static struct clk *bcmaux_get(void *, const char *);
static void	bcmaux_put(void *, struct clk *);
static u_int	bcmaux_get_rate(void *, struct clk *);
static int	bcmaux_enable(void *, struct clk *);
static int	bcmaux_disable(void *, struct clk *);

static const struct clk_funcs bcmaux_clk_funcs = {
	.get = bcmaux_get,
	.put = bcmaux_put,
	.get_rate = bcmaux_get_rate,
	.enable = bcmaux_enable,
	.disable = bcmaux_disable,
};

struct bcmaux_clk {
	struct clk	base;
	uint32_t	mask;
};

struct bcmaux_softc {
	device_t	sc_dev;
	int		sc_phandle;
	bus_space_tag_t	sc_bst;
	bus_space_handle_t sc_bsh;

	struct clk	*sc_pclk;

	struct clk_domain sc_clkdom;
	struct bcmaux_clk sc_clk[BCMAUX_NCLOCK];
};

#define	BCMAUX_READ(sc, reg)		\
	bus_space_read_4((sc)->sc_bst, (sc)->sc_bsh, (reg))
#define	BCMAUX_WRITE(sc, reg, val)	\
	bus_space_write_4((sc)->sc_bst, (sc)->sc_bsh, (reg), (val))

CFATTACH_DECL_NEW(bcmaux_fdt, sizeof(struct bcmaux_softc),
    bcmaux_match, bcmaux_attach, NULL, NULL);

static const struct device_compatible_entry compat_data[] = {
	{ .compat = "brcm,bcm2835-aux" },
	DEVICE_COMPAT_EOL
};

static int
bcmaux_match(device_t parent, cfdata_t cf, void *aux)
{
	const struct fdt_attach_args *faa = aux;

	return of_compatible_match(faa->faa_phandle, compat_data);
}

static void
bcmaux_attach(device_t parent, device_t self, void *aux)
{
	struct bcmaux_softc * const sc = device_private(self);
	const struct fdt_attach_args *faa = aux;
	const int phandle = faa->faa_phandle;
	bus_addr_t addr;
	bus_size_t size;

	if (fdtbus_get_reg(phandle, 0, &addr, &size) != 0) {
		aprint_error(": couldn't get registers\n");
		return;
	}

	sc->sc_dev = self;
	sc->sc_phandle = phandle;
	sc->sc_clkdom.funcs = &bcmaux_clk_funcs;
	sc->sc_clkdom.priv = sc;
	sc->sc_pclk = fdtbus_clock_get_index(phandle, 0);
	if (sc->sc_pclk == NULL) {
		aprint_error(": couldn't get parent clock\n");
		return;
	}
	sc->sc_bst = faa->faa_bst;
	if (bus_space_map(sc->sc_bst, addr, size, 0, &sc->sc_bsh) != 0) {
		aprint_error(": couldn't map registers\n");
		return;
	}

	sc->sc_clk[BCMAUX_CLOCK_UART].base.domain = &sc->sc_clkdom;
	sc->sc_clk[BCMAUX_CLOCK_UART].base.name = "aux_uart";
	sc->sc_clk[BCMAUX_CLOCK_UART].mask = __BIT(0);

	sc->sc_clk[BCMAUX_CLOCK_SPI1].base.domain = &sc->sc_clkdom;
	sc->sc_clk[BCMAUX_CLOCK_SPI1].base.name = "aux_spi1";
	sc->sc_clk[BCMAUX_CLOCK_SPI1].mask = __BIT(1);

	sc->sc_clk[BCMAUX_CLOCK_SPI2].base.domain = &sc->sc_clkdom;
	sc->sc_clk[BCMAUX_CLOCK_SPI2].base.name = "aux_spi2";
	sc->sc_clk[BCMAUX_CLOCK_SPI2].mask = __BIT(2);

	aprint_naive("\n");
	aprint_normal("\n");

	fdtbus_register_clock_controller(self, phandle, &bcmaux_fdt_funcs);
}

static struct clk *
bcmaux_decode(device_t dev, int cc_phandle, const void *data, size_t len)
{
	struct bcmaux_softc * const sc = device_private(dev);
	u_int clkid;

	if (len != 4)
		return NULL;

	clkid = be32dec(data);
	if (clkid >= BCMAUX_NCLOCK)
		return NULL;

	return &sc->sc_clk[clkid].base;
}

static struct clk *
bcmaux_get(void *priv, const char *name)
{
	struct bcmaux_softc * const sc = priv;

	for (size_t i = 0; i < BCMAUX_NCLOCK; i++) {
		if (strcmp(name, sc->sc_clk[i].base.name) == 0)
			return &sc->sc_clk[i].base;
	}

	return NULL;
}

static void
bcmaux_put(void *priv, struct clk *clk)
{
}

static u_int
bcmaux_get_rate(void *priv, struct clk *clk)
{
	struct bcmaux_softc * const sc = priv;

	return clk_get_rate(sc->sc_pclk);
}

static int
bcmaux_enable(void *priv, struct clk *clk)
{
	struct bcmaux_softc * const sc = priv;
	struct bcmaux_clk *auxclk = (struct bcmaux_clk *)clk;
	uint32_t val;

	val = BCMAUX_READ(sc, BCMAUX_AUXENB_REG);
	val |= auxclk->mask;
	BCMAUX_WRITE(sc, BCMAUX_AUXENB_REG, val);

	return 0;
}

static int
bcmaux_disable(void *priv, struct clk *clk)
{
	struct bcmaux_softc * const sc = priv;
	struct bcmaux_clk *auxclk = (struct bcmaux_clk *)clk;
	uint32_t val;

	val = BCMAUX_READ(sc, BCMAUX_AUXENB_REG);
	val &= ~auxclk->mask;
	BCMAUX_WRITE(sc, BCMAUX_AUXENB_REG, val);

	return 0;
}