1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/* $NetBSD: mpcore_pmr.c,v 1.3 2011/07/28 02:07:42 uebayasi Exp $ */
/*
* Copyright (c) 2010, 2011 Genetec Corporation. All rights reserved.
* Written by Hiroyuki Bessho for Genetec Corporation.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY GENETEC CORPORATION ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL GENETEC CORPORATION
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* MPCore Private Memory Region
* which contains:
* System Controller Unit
* Distributed Interrupt Controller
* Private Timers and watchdogs
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: mpcore_pmr.c,v 1.3 2011/07/28 02:07:42 uebayasi Exp $");
#include "locators.h"
#include <sys/param.h>
#include <sys/evcnt.h>
#include <sys/device.h>
#include <sys/atomic.h>
#include <machine/intr.h>
#include <sys/bus.h>
#include <uvm/uvm_extern.h>
#include <arm/cpu.h>
#include <arm/armreg.h>
#include <arm/cpufunc.h>
#include <arm/pic/picvar.h>
#include <machine/autoconf.h>
#include <arm/mpcore/mpcorereg.h>
#include <arm/mpcore/mpcorevar.h>
struct pmr_softc {
device_t sc_dev;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
};
static int pmr_match(device_t, cfdata_t, void *);
static void pmr_attach(device_t, device_t, void *);
static int pmr_search(device_t, cfdata_t, const int *, void *);
CFATTACH_DECL_NEW(mpcorepmr, sizeof(struct pmr_softc),
pmr_match, pmr_attach, NULL, NULL);
static int
pmr_match(device_t parent, cfdata_t cf, void *aux)
{
if (strcmp(cf->cf_name, "mpcorepmr") == 0)
return 1;
return 0;
}
static void
pmr_attach(device_t parent, device_t self, void *aux)
{
struct axi_attach_args * const aa = aux;
struct pmr_softc *sc = device_private(self);
aprint_normal(": Private Memory Region\n");
aprint_naive("\n");
sc->sc_iot = aa->aa_iot;
if (bus_space_map(sc->sc_iot, aa->aa_addr, MPCORE_PMR_SIZE, 0,
&sc->sc_ioh)) {
aprint_error_dev(self, "can't map");
return;
}
config_search_ia(pmr_search, self, "mpcorepmr", NULL);
}
static int
pmr_search(device_t parent, cfdata_t cf, const int *ldesc, void *aux)
{
struct pmr_softc *sc = device_private(parent);
struct pmr_attach_args pa;
pa.pa_iot = sc->sc_iot;
pa.pa_ioh = sc->sc_ioh;
pa.pa_irq = cf->cf_loc[MPCOREPMRCF_IRQ];
if (config_match(parent, cf, &pa) > 0)
config_attach(parent, cf, &pa, NULL);
return 0;
}
|