summaryrefslogtreecommitdiff
path: root/sys/arch/evbmips/alchemy/mtx-1.c
blob: 6d4223ac765f3d245eb81d49f5306c560f3a39ee (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
/* $NetBSD: mtx-1.c,v 1.9 2020/08/17 07:50:41 simonb Exp $ */

/*-
 * Copyright (c) 2006 Itronix Inc.
 * All rights reserved.
 *
 * Written by Garrett D'Amore for Itronix Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The name of Itronix Inc. may not be used to endorse
 *    or promote products derived from this software without specific
 *    prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ITRONIX INC. ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL ITRONIX INC. BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */ 

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: mtx-1.c,v 1.9 2020/08/17 07:50:41 simonb Exp $");

#include <sys/param.h>
#include <sys/bus.h>
#include <sys/cpu.h>

#include <mips/locore.h>

#include <evbmips/alchemy/obiovar.h>
#include <evbmips/alchemy/board.h>

#define	MTX1_RESET	0xE00001C

#define	GET16(x)	\
	(*((volatile uint16_t *)MIPS_PHYS_TO_KSEG1(x)))
#define	PUT16(x, v)	\
	(*((volatile uint16_t *)MIPS_PHYS_TO_KSEG1(x)) = (v))

static void mtx1_init(void);
static int mtx1_pci_intr_map(const struct pci_attach_args *,
				 pci_intr_handle_t *);
static void mtx1_reboot(void);

static const struct obiodev mtx1_devices[] = {
#if 0
	{ "aupcmcia", -1, -1 },
	{ "auaudio", -1, -1 },
#endif
	{ NULL },
};

static struct alchemy_board mtx1_info = {
	"4G Systems MTX-1",
	mtx1_devices,
	mtx1_init,
	mtx1_pci_intr_map,
	mtx1_reboot,
	NULL,	/* poweroff */
};

/* The MTX-1 kernels only support little endian */
CTASSERT(_BYTE_ORDER == _LITTLE_ENDIAN);

const struct alchemy_board *
board_info(void)
{

	return &mtx1_info;
}

void
mtx1_init(void)
{

	if (MIPS_PRID_COPTS(mips_options.mips_cpu_id) != MIPS_AU1500)
		panic("mtx-1: CPU not an AU1500!");

	/*
	 * If we had any kind of identification registers, we could
	 * print them here.  Apparently the MTX-1 doesn't have that
	 * kind of info.
	 */

	/* leave console and clocks alone -- YAMON should have got it right! */
}

int
mtx1_pci_intr_map(const struct pci_attach_args *pa, pci_intr_handle_t *ihp)
{
	/*
	 * The board has up to 4 adapters, each with two minipci slots,
	 * giving up to 8 devices.  Each slot 0 is the top, and slot 1
	 * is the bottom.
	 *
	 * As these are mini PCI slots, only 2 interrupt pins can be
	 * used on each slot.
	 */
	static const int irqmap[8/*device*/][4/*pin*/] = {
		{  1,  2, -1, -1 },	/* IDSEL 0 - Adapter A - Slot 0 */
		{  1,  2, -1, -1 },	/* IDSEL 1 - Adapter A - Slot 1 */
		{  4,  5, -1, -1 },	/* IDSEL 2 - Adapter B - Slot 0 */
		{  5,  4, -1, -1 },	/* IDSEL 3 - Adapter B - Slot 1 */

		{  1,  2, -1, -1 },	/* IDSEL 4 - Adapter C - Slot 0 */
		{  1,  2, -1, -1 },	/* IDSEL 5 - Adapter C - Slot 1 */
		{  4,  5, -1, -1 },	/* IDSEL 6 - Adapter D - Slot 0 */
		{  5,  4, -1, -1 },	/* IDSEL 7 - Adapter D - Slot 1 */
	};
	int	pin, dev, irq;

	/* if interrupt pin not used... */
	if ((pin = pa->pa_intrpin) == 0)
		return 1;

	if (pin > 4) {
		printf("pci: bad interrupt pin %d\n", pin);
		return 1;
	}

	pci_decompose_tag(pa->pa_pc, pa->pa_intrtag, NULL, &dev, NULL);
	if ((dev < 0) || (dev > 7)) {
		printf("pci: bad device %d\n", dev);
		return 1;
	}

	if ((irq = irqmap[dev][pin - 1]) == -1) {
		printf("pci: no IRQ routing for device %d pin %d\n", dev, pin);
		return 1;
	}

	*ihp = irq;
	return 0;
}

void
mtx1_reboot(void)
{
	/* fyi, this looks like the same as the DBAu1500 reset */
	PUT16(MTX1_RESET , 0);
	delay(100000);	/* 100 msec */
}