1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
|
/* $NetBSD: vrip.c,v 1.39 2021/08/07 16:18:54 thorpej Exp $ */
/*-
* Copyright (c) 1999, 2002
* Shin Takemura and PocketBSD Project. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the project nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: vrip.c,v 1.39 2021/08/07 16:18:54 thorpej Exp $");
#include "opt_vr41xx.h"
#include "opt_tx39xx.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/reboot.h>
#include <machine/cpu.h>
#include <machine/bus.h>
#include <machine/autoconf.h>
#include <machine/platid.h>
#include <machine/platid_mask.h>
#include <hpcmips/vr/vr.h>
#include <hpcmips/vr/vrcpudef.h>
#include <hpcmips/vr/vripunit.h>
#include <hpcmips/vr/vripif.h>
#include <hpcmips/vr/vripreg.h>
#include <hpcmips/vr/vripvar.h>
#include <hpcmips/vr/icureg.h>
#include <hpcmips/vr/cmureg.h>
#include "locators.h"
#ifdef VRIP_DEBUG
#define DPRINTF_ENABLE
#define DPRINTF_DEBUG vrip_debug
#endif
#define USE_HPC_DPRINTF
#include <machine/debug.h>
#ifdef VRIP_DEBUG
#define DBG_BIT_PRINT(reg) if (vrip_debug) dbg_bit_print(reg);
#define DUMP_LEVEL2MASK(sc,arg) if (vrip_debug) __vrip_dump_level2mask(sc,arg)
#else
#define DBG_BIT_PRINT(arg)
#define DUMP_LEVEL2MASK(sc,arg)
#endif
#define VALID_UNIT(sc, unit) (0 <= (unit) && (unit) < (sc)->sc_nunits)
#ifdef SINGLE_VRIP_BASE
int vripmatch(device_t, cfdata_t, void *);
void vripattach(device_t, device_t, void *);
#endif
int vrip_print(void *, const char *);
int vrip_search(device_t, cfdata_t, const int *, void *);
int vrip_intr(void *, vaddr_t, u_int32_t);
int __vrip_power(vrip_chipset_tag_t, int, int);
vrip_intr_handle_t __vrip_intr_establish(vrip_chipset_tag_t, int, int,
int, int(*)(void*), void*);
void __vrip_intr_disestablish(vrip_chipset_tag_t, vrip_intr_handle_t);
void __vrip_intr_setmask1(vrip_chipset_tag_t, vrip_intr_handle_t, int);
void __vrip_intr_setmask2(vrip_chipset_tag_t, vrip_intr_handle_t,
u_int32_t, int);
void __vrip_intr_getstatus2(vrip_chipset_tag_t, vrip_intr_handle_t,
u_int32_t*);
void __vrip_register_cmu(vrip_chipset_tag_t, vrcmu_chipset_tag_t);
void __vrip_register_gpio(vrip_chipset_tag_t, hpcio_chip_t);
void __vrip_register_dmaau(vrip_chipset_tag_t, vrdmaau_chipset_tag_t);
void __vrip_register_dcu(vrip_chipset_tag_t, vrdcu_chipset_tag_t);
void __vrip_dump_level2mask(vrip_chipset_tag_t, void *);
struct vrip_softc *the_vrip_sc = NULL;
static const struct vrip_chipset_tag vrip_chipset_methods = {
.vc_power = __vrip_power,
.vc_intr_establish = __vrip_intr_establish,
.vc_intr_disestablish = __vrip_intr_disestablish,
.vc_intr_setmask1 = __vrip_intr_setmask1,
.vc_intr_setmask2 = __vrip_intr_setmask2,
.vc_intr_getstatus2 = __vrip_intr_getstatus2,
.vc_register_cmu = __vrip_register_cmu,
.vc_register_gpio = __vrip_register_gpio,
.vc_register_dmaau = __vrip_register_dmaau,
.vc_register_dcu = __vrip_register_dcu,
};
#ifdef SINGLE_VRIP_BASE
CFATTACH_DECL_NEW(vrip, sizeof(struct vrip_softc),
vripmatch, vripattach, NULL, NULL);
static const struct vrip_unit vrip_units[] = {
[VRIP_UNIT_PMU] = { "pmu",
{ VRIP_INTR_POWER, VRIP_INTR_BAT, }, },
[VRIP_UNIT_RTC] = { "rtc",
{ VRIP_INTR_RTCL1, }, },
[VRIP_UNIT_PIU] = { "piu",
{ VRIP_INTR_PIU, },
CMUMASK_PIU,
ICUPIUINT_REG_W, MPIUINT_REG_W },
[VRIP_UNIT_KIU] = { "kiu",
{ VRIP_INTR_KIU, },
CMUMASK_KIU,
KIUINT_REG_W, MKIUINT_REG_W },
[VRIP_UNIT_SIU] = { "siu",
{ VRIP_INTR_SIU, }, },
[VRIP_UNIT_GIU] = { "giu",
{ VRIP_INTR_GIU, },
0,
GIUINT_L_REG_W,MGIUINT_L_REG_W,
GIUINT_H_REG_W, MGIUINT_H_REG_W },
[VRIP_UNIT_LED] = { "led",
{ VRIP_INTR_LED, }, },
[VRIP_UNIT_AIU] = { "aiu",
{ VRIP_INTR_AIU, },
CMUMASK_AIU,
AIUINT_REG_W, MAIUINT_REG_W },
[VRIP_UNIT_FIR] = { "fir",
{ VRIP_INTR_FIR, },
CMUMASK_FIR,
FIRINT_REG_W, MFIRINT_REG_W },
[VRIP_UNIT_DSIU]= { "dsiu",
{ VRIP_INTR_DSIU, },
CMUMASK_DSIU,
DSIUINT_REG_W, MDSIUINT_REG_W },
[VRIP_UNIT_PCIU]= { "pciu",
{ VRIP_INTR_PCI, },
CMUMASK_PCIU,
PCIINT_REG_W, MPCIINT_REG_W },
[VRIP_UNIT_SCU] = { "scu",
{ VRIP_INTR_SCU, },
0,
SCUINT_REG_W, MSCUINT_REG_W },
[VRIP_UNIT_CSI] = { "csi",
{ VRIP_INTR_CSI, },
CMUMASK_CSI,
CSIINT_REG_W, MCSIINT_REG_W },
[VRIP_UNIT_BCU] = { "bcu",
{ VRIP_INTR_BCU, },
0,
BCUINT_REG_W, MBCUINT_REG_W },
};
void
vripattach(device_t parent, device_t self, void *aux)
{
struct vrip_softc *sc = device_private(self);
printf("\n");
sc->sc_units = vrip_units;
sc->sc_nunits = sizeof(vrip_units)/sizeof(struct vrip_unit);
sc->sc_icu_addr = VRIP_ICU_ADDR;
sc->sc_sysint2 = SYSINT2_REG_W;
sc->sc_msysint2 = MSYSINT2_REG_W;
vripattach_common(parent, self, aux);
}
#endif /* SINGLE_VRIP_BASE */
int
vripmatch(device_t parent, cfdata_t match, void *aux)
{
struct mainbus_attach_args *ma = aux;
#if defined(SINGLE_VRIP_BASE) && defined(TX39XX)
if (!platid_match(&platid, &platid_mask_CPU_MIPS_VR_41XX))
return (0);
#endif /* SINGLE_VRIP_BASE && TX39XX */
if (strcmp(ma->ma_name, match->cf_name))
return (0);
return (1);
}
void
vripattach_common(device_t parent, device_t self, void *aux)
{
struct mainbus_attach_args *ma = aux;
struct vrip_softc *sc = device_private(self);
sc->sc_chipset = vrip_chipset_methods; /* structure assignment */
sc->sc_chipset.vc_sc = sc;
#ifdef DIAGNOSTIC
if (sc->sc_icu_addr == 0 ||
sc->sc_sysint2 == 0 ||
sc->sc_msysint2 == 0)
panic("vripattach: missing register info.");
#endif /* DIAGNOSTIC */
/*
* Map ICU (Interrupt Control Unit) register space.
*/
sc->sc_iot = ma->ma_iot;
if (bus_space_map(sc->sc_iot, sc->sc_icu_addr,
0x20 /*XXX lower area only*/,
0, /* no flags */
&sc->sc_ioh)) {
printf("vripattach: can't map ICU register.\n");
return;
}
/*
* Disable all Level 1 interrupts.
*/
sc->sc_intrmask = 0;
bus_space_write_2(sc->sc_iot, sc->sc_ioh, MSYSINT1_REG_W, 0x0000);
bus_space_write_2(sc->sc_iot, sc->sc_ioh, sc->sc_msysint2, 0x0000);
/*
* Level 1 interrupts are redirected to HwInt0
*/
vr_intr_establish(VR_INTR0, vrip_intr, sc);
the_vrip_sc = sc;
/*
* Attach each devices
* GIU CMU DMAAU DCU interface interface is used by other system
* device. so attach first
*/
sc->sc_pri = 2;
config_search(self, NULL,
CFARGS(.search = vrip_search));
/* Other system devices. */
sc->sc_pri = 1;
config_search(self, NULL,
CFARGS(.search = vrip_search));
}
int
vrip_print(void *aux, const char *hoge)
{
struct vrip_attach_args *va = (struct vrip_attach_args*)aux;
bus_addr_t endaddr, mask;
if (va->va_addr != VRIPIFCF_ADDR_DEFAULT)
aprint_normal(" addr 0x%08lx", va->va_addr);
if (va->va_size != VRIPIFCF_SIZE_DEFAULT) {
endaddr = (va->va_addr + va->va_size - 1);
mask = ((va->va_addr ^ endaddr) & 0xff0000) ? 0xffffff:0xffff;
aprint_normal("-%04lx", endaddr & mask);
}
if (va->va_addr2 != VRIPIFCF_ADDR2_DEFAULT)
aprint_normal(", 0x%08lx", va->va_addr2);
if (va->va_size2 != VRIPIFCF_SIZE2_DEFAULT)
aprint_normal("-%04lx",
(va->va_addr2 + va->va_size2 - 1) & 0xffff);
return (UNCONF);
}
int
vrip_search(device_t parent, cfdata_t cf, const int *ldesc, void *aux)
{
struct vrip_softc *sc = device_private(parent);
struct vrip_attach_args va;
platid_mask_t mask;
if (cf->cf_loc[VRIPIFCF_PLATFORM] != VRIPIFCF_PLATFORM_DEFAULT) {
mask = PLATID_DEREF(cf->cf_loc[VRIPIFCF_PLATFORM]);
if (platid_match(&platid, &mask) == 0)
return (0);
}
memset(&va, 0, sizeof(va));
va.va_vc = &sc->sc_chipset;
va.va_iot = sc->sc_iot;
va.va_unit = cf->cf_loc[VRIPIFCF_UNIT];
va.va_addr = cf->cf_loc[VRIPIFCF_ADDR];
va.va_size = cf->cf_loc[VRIPIFCF_SIZE];
va.va_addr2 = cf->cf_loc[VRIPIFCF_ADDR2];
va.va_size2 = cf->cf_loc[VRIPIFCF_SIZE2];
va.va_gpio_chips = sc->sc_gpio_chips;
va.va_cc = sc->sc_chipset.vc_cc;
va.va_ac = sc->sc_chipset.vc_ac;
va.va_dc = sc->sc_chipset.vc_dc;
if (/*XXX*/config_probe(parent, cf, &va) == sc->sc_pri)
config_attach(parent, cf, &va, vrip_print, CFARGS_NONE);
return (0);
}
int
__vrip_power(vrip_chipset_tag_t vc, int unit, int onoff)
{
struct vrip_softc *sc = vc->vc_sc;
const struct vrip_unit *vu;
if (sc->sc_chipset.vc_cc == NULL)
return (0); /* You have no clock mask unit yet. */
if (!VALID_UNIT(sc, unit))
return (0);
vu = &sc->sc_units[unit];
return (*sc->sc_chipset.vc_cc->cc_clock)(sc->sc_chipset.vc_cc,
vu->vu_clkmask, onoff);
}
vrip_intr_handle_t
__vrip_intr_establish(vrip_chipset_tag_t vc, int unit, int line, int level,
int (*ih_fun)(void *), void *ih_arg)
{
struct vrip_softc *sc = vc->vc_sc;
const struct vrip_unit *vu;
struct intrhand *ih;
if (!VALID_UNIT(sc, unit))
return (NULL);
vu = &sc->sc_units[unit];
ih = &sc->sc_intrhands[vu->vu_intr[line]];
if (ih->ih_fun) /* Can't share level 1 interrupt */
return (NULL);
ih->ih_fun = ih_fun;
ih->ih_arg = ih_arg;
ih->ih_unit = vu;
/* Mask level 2 interrupt mask register. (disable interrupt) */
vrip_intr_setmask2(vc, ih, ~0, 0);
/* Unmask Level 1 interrupt mask register (enable interrupt) */
vrip_intr_setmask1(vc, ih, 1);
return ((void *)ih);
}
void
__vrip_intr_disestablish(vrip_chipset_tag_t vc, vrip_intr_handle_t handle)
{
struct intrhand *ih = handle;
ih->ih_fun = NULL;
ih->ih_arg = NULL;
/* Mask level 2 interrupt mask register(if any). (disable interrupt) */
vrip_intr_setmask2(vc, ih, ~0, 0);
/* Mask Level 1 interrupt mask register (disable interrupt) */
vrip_intr_setmask1(vc, ih, 0);
}
void
vrip_intr_suspend(void)
{
struct vrip_softc *sc = the_vrip_sc;
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
bus_space_write_2 (iot, ioh, MSYSINT1_REG_W, (1<<VRIP_INTR_POWER));
bus_space_write_2 (iot, ioh, sc->sc_msysint2, 0);
}
void
vrip_intr_resume(void)
{
struct vrip_softc *sc = the_vrip_sc;
u_int32_t reg = sc->sc_intrmask;
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
bus_space_write_2 (iot, ioh, MSYSINT1_REG_W, reg & 0xffff);
bus_space_write_2 (iot, ioh, sc->sc_msysint2, (reg >> 16) & 0xffff);
}
/* Set level 1 interrupt mask. */
void
__vrip_intr_setmask1(vrip_chipset_tag_t vc, vrip_intr_handle_t handle,
int enable)
{
struct vrip_softc *sc = vc->vc_sc;
struct intrhand *ih = handle;
int level1 = ih - sc->sc_intrhands;
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
u_int32_t reg = sc->sc_intrmask;
DPRINTF(("__vrip_intr_setmask1: SYSINT: %s %d\n",
enable ? "enable" : "disable", level1));
reg = (bus_space_read_2 (iot, ioh, MSYSINT1_REG_W)&0xffff) |
((bus_space_read_2 (iot, ioh, sc->sc_msysint2) << 16)&0xffff0000);
if (enable)
reg |= (1 << level1);
else {
reg &= ~(1 << level1);
}
sc->sc_intrmask = reg;
bus_space_write_2 (iot, ioh, MSYSINT1_REG_W, reg & 0xffff);
bus_space_write_2 (iot, ioh, sc->sc_msysint2, (reg >> 16) & 0xffff);
DBG_BIT_PRINT(reg);
return;
}
void
__vrip_dump_level2mask(vrip_chipset_tag_t vc, vrip_intr_handle_t handle)
{
struct vrip_softc *sc = vc->vc_sc;
struct intrhand *ih = handle;
const struct vrip_unit *vu = ih->ih_unit;
u_int32_t reg;
if (vu->vu_mlreg) {
DPRINTF(("level1[%d] level2 mask:", vu->vu_intr[0]));
reg = bus_space_read_2(sc->sc_iot, sc->sc_ioh, vu->vu_mlreg);
if (vu->vu_mhreg) { /* GIU [16:31] case only */
reg |= (bus_space_read_2(sc->sc_iot, sc->sc_ioh,
vu->vu_mhreg) << 16);
dbg_bit_print(reg);
} else
dbg_bit_print(reg);
}
}
/* Get level 2 interrupt status */
void
__vrip_intr_getstatus2(vrip_chipset_tag_t vc, vrip_intr_handle_t handle,
u_int32_t *mask /* Level 2 mask */)
{
struct vrip_softc *sc = vc->vc_sc;
struct intrhand *ih = handle;
const struct vrip_unit *vu = ih->ih_unit;
u_int32_t reg;
reg = bus_space_read_2(sc->sc_iot, sc->sc_ioh,
vu->vu_lreg);
reg |= ((bus_space_read_2(sc->sc_iot, sc->sc_ioh,
vu->vu_hreg) << 16)&0xffff0000);
/* dbg_bit_print(reg);*/
*mask = reg;
}
/* Set level 2 interrupt mask. */
void
__vrip_intr_setmask2(vrip_chipset_tag_t vc, vrip_intr_handle_t handle,
u_int32_t mask /* Level 2 mask */, int onoff)
{
struct vrip_softc *sc = vc->vc_sc;
struct intrhand *ih = handle;
const struct vrip_unit *vu = ih->ih_unit;
u_int16_t reg;
DPRINTF(("vrip_intr_setmask2:\n"));
DUMP_LEVEL2MASK(vc, handle);
#ifdef WINCE_DEFAULT_SETTING
#warning WINCE_DEFAULT_SETTING
#else
if (vu->vu_mlreg) {
reg = bus_space_read_2(sc->sc_iot, sc->sc_ioh, vu->vu_mlreg);
if (onoff)
reg |= (mask&0xffff);
else
reg &= ~(mask&0xffff);
bus_space_write_2(sc->sc_iot, sc->sc_ioh, vu->vu_mlreg, reg);
if (vu->vu_mhreg != 0) { /* GIU [16:31] case only */
reg = bus_space_read_2(sc->sc_iot, sc->sc_ioh,
vu->vu_mhreg);
if (onoff)
reg |= ((mask >> 16) & 0xffff);
else
reg &= ~((mask >> 16) & 0xffff);
bus_space_write_2(sc->sc_iot, sc->sc_ioh,
vu->vu_mhreg, reg);
}
}
#endif /* WINCE_DEFAULT_SETTING */
DUMP_LEVEL2MASK(vc, handle);
return;
}
int
vrip_intr(void *arg, vaddr_t pc, u_int32_t status)
{
struct vrip_softc *sc = (struct vrip_softc *)arg;
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
int i;
u_int32_t reg, mask;
/*
* Read level1 interrupt status.
*/
reg = (bus_space_read_2 (iot, ioh, SYSINT1_REG_W)&0xffff) |
((bus_space_read_2 (iot, ioh, sc->sc_sysint2)<< 16)&0xffff0000);
mask = (bus_space_read_2 (iot, ioh, MSYSINT1_REG_W)&0xffff) |
((bus_space_read_2 (iot, ioh, sc->sc_msysint2)<< 16)&0xffff0000);
reg &= mask;
/*
* Dispatch each handler.
*/
for (i = 0; i < 32; i++) {
register struct intrhand *ih = &sc->sc_intrhands[i];
if (ih->ih_fun && (reg & (1 << i))) {
ih->ih_fun(ih->ih_arg);
}
}
return (1);
}
void
__vrip_register_cmu(vrip_chipset_tag_t vc, vrcmu_chipset_tag_t cmu)
{
struct vrip_softc *sc = vc->vc_sc;
sc->sc_chipset.vc_cc = cmu;
}
void
__vrip_register_gpio(vrip_chipset_tag_t vc, hpcio_chip_t chip)
{
struct vrip_softc *sc = vc->vc_sc;
if (chip->hc_chipid < 0 || VRIP_NIOCHIPS <= chip->hc_chipid)
panic("%s: '%s' has unknown id, %d", __func__,
chip->hc_name, chip->hc_chipid);
sc->sc_gpio_chips[chip->hc_chipid] = chip;
}
void
__vrip_register_dmaau(vrip_chipset_tag_t vc, vrdmaau_chipset_tag_t dmaau)
{
struct vrip_softc *sc = vc->vc_sc;
sc->sc_chipset.vc_ac = dmaau;
}
void
__vrip_register_dcu(vrip_chipset_tag_t vc, vrdcu_chipset_tag_t dcu)
{
struct vrip_softc *sc = vc->vc_sc;
sc->sc_chipset.vc_dc = dcu;
}
|