1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
|
/* $NetBSD: lock.h,v 1.24 2022/02/13 14:06:51 riastradh Exp $ */
/*-
* Copyright (c) 1998, 1999, 2000, 2001 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center, and Matthew Fredette.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* Machine-dependent spin lock operations.
*/
#ifndef _HPPA_LOCK_H_
#define _HPPA_LOCK_H_
#include <sys/stdint.h>
#define HPPA_LDCW_ALIGN 16UL
#define __SIMPLELOCK_ALIGN(p) \
(volatile unsigned long *)((((uintptr_t)(p) + HPPA_LDCW_ALIGN - 1)) & \
~(HPPA_LDCW_ALIGN - 1))
#define __SIMPLELOCK_RAW_LOCKED 0UL
#define __SIMPLELOCK_RAW_UNLOCKED 1UL
static __inline int
__SIMPLELOCK_LOCKED_P(const __cpu_simple_lock_t *__ptr)
{
return *__SIMPLELOCK_ALIGN(__ptr) == __SIMPLELOCK_RAW_LOCKED;
}
static __inline int
__SIMPLELOCK_UNLOCKED_P(const __cpu_simple_lock_t *__ptr)
{
return *__SIMPLELOCK_ALIGN(__ptr) == __SIMPLELOCK_RAW_UNLOCKED;
}
static __inline int
__ldcw(volatile unsigned long *__ptr)
{
int __val;
__asm volatile("ldcw 0(%1), %0"
: "=r" (__val) : "r" (__ptr)
: "memory");
return __val;
}
static __inline void
__sync(void)
{
__asm volatile("sync\n"
: /* no outputs */
: /* no inputs */
: "memory");
}
static __inline void
__cpu_simple_lock_init(__cpu_simple_lock_t *alp)
{
alp->csl_lock[0] = alp->csl_lock[1] =
alp->csl_lock[2] = alp->csl_lock[3] =
__SIMPLELOCK_RAW_UNLOCKED;
}
static __inline int
__cpu_simple_lock_try(__cpu_simple_lock_t *alp)
{
volatile unsigned long *__aptr = __SIMPLELOCK_ALIGN(alp);
if (__ldcw(__aptr) == __SIMPLELOCK_RAW_LOCKED)
return 0;
/*
* __cpu_simple_lock_try must be a load-acquire operation, but
* HPPA's LDCW does not appear to guarantee load-acquire
* semantics, so we have to do LDCW and then an explicit SYNC
* to make a load-acquire operation that pairs with a preceding
* store-release in __cpu_simple_unlock.
*/
__sync();
return 1;
}
static __inline void
__cpu_simple_lock(__cpu_simple_lock_t *alp)
{
volatile unsigned long *__aptr = __SIMPLELOCK_ALIGN(alp);
/*
* Note, if we detect that the lock is held when
* we do the initial load-clear-word, we spin using
* a non-locked load to save the coherency logic
* some work.
*/
while (!__cpu_simple_lock_try(alp))
while (*__aptr == __SIMPLELOCK_RAW_LOCKED)
;
}
static __inline void
__cpu_simple_unlock(__cpu_simple_lock_t *alp)
{
volatile unsigned long *__aptr = __SIMPLELOCK_ALIGN(alp);
/*
* SYNC and then store makes a store-release that pairs with
* the load-acquire in a subsequent __cpu_simple_lock_try.
*/
__sync();
*__aptr = __SIMPLELOCK_RAW_UNLOCKED;
}
static __inline void
__cpu_simple_lock_set(__cpu_simple_lock_t *alp)
{
volatile unsigned long *__aptr = __SIMPLELOCK_ALIGN(alp);
*__aptr = __SIMPLELOCK_RAW_LOCKED;
}
static __inline void
__cpu_simple_lock_clear(__cpu_simple_lock_t *alp)
{
volatile unsigned long *__aptr = __SIMPLELOCK_ALIGN(alp);
*__aptr = __SIMPLELOCK_RAW_UNLOCKED;
}
#endif /* _HPPA_LOCK_H_ */
|