blob: 529e5bfada3ab41e3add24b20afcda8f2ffd5124 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/* $NetBSD: intr.h,v 1.8 2018/11/16 19:46:52 jmcneill Exp $ */
/* XXX: cherry: To Be fixed when we switch on interrupts. */
#ifndef _IA64_INTR_H_
#define _IA64_INTR_H_
#include <machine/intrdefs.h>
static __inline int splraise(int dummy) { return 0; }
static __inline void spllower(int dummy) { }
/*
* Miscellaneous
*/
#define splvm() splraise(IPL_VM)
#define splhigh() splraise(IPL_HIGH)
#define spl0() spllower(IPL_NONE)
#define splsched() splraise(IPL_SCHED)
#define spllock() splhigh()
#define splx(x) spllower(x)
/*
* Software interrupt masks
*/
#define splsoftclock() splraise(IPL_SOFTCLOCK)
#define splsoftnet() splraise(IPL_SOFTNET)
#define splsoftserial() splraise(IPL_SOFTSERIAL)
typedef int ipl_t;
typedef struct {
ipl_t _ipl;
} ipl_cookie_t;
static inline ipl_cookie_t
makeiplcookie(ipl_t ipl)
{
return (ipl_cookie_t){._ipl = ipl};
}
static inline int
splraiseipl(ipl_cookie_t icookie)
{
return splraise(icookie._ipl);
}
/*
* Layout of the Processor Interrupt Block.
*/
struct ia64_interrupt_block
{
uint64_t ib_ipi[0x20000]; /* 1Mb of IPI interrupts */
uint8_t ib_reserved1[0xe0000];
uint8_t ib_inta; /* Generate INTA cycle */
uint8_t ib_reserved2[7];
uint8_t ib_xtp; /* XTP cycle */
uint8_t ib_reserved3[7];
uint8_t ib_reserved4[0x1fff0];
};
extern uint64_t ia64_lapic_address;
#define IA64_INTERRUPT_BLOCK \
(struct ia64_interrupt_block *)IA64_PHYS_TO_RR6(ia64_lapic_address)
/* XXX acpi */
typedef uint64_t intr_handle_t;
const char *intr_string(intr_handle_t, char *, size_t);
void *intr_establish(int, int, int, int (*)(void *), void *);
void *intr_establish_xname(int, int, int, int (*)(void *), void *, const char *);
void intr_disestablish(void *);
void ia64_handle_intr(void *);
#endif /* ! _IA64_INTR_H_ */
|