summaryrefslogtreecommitdiff
path: root/sys/arch/m68k/include/cacheops.h
blob: 99f3c28904fc94aa3b4769abd72a313359c0be13 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
/*	$NetBSD: cacheops.h,v 1.16 2010/06/06 04:50:07 mrg Exp $	*/

/*-
 * Copyright (c) 1997 The NetBSD Foundation, Inc.
 * All rights reserved.
 *
 * This code is derived from software contributed to The NetBSD Foundation
 * by Leo Weppelman
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _M68K_CACHEOPS_H_
#define	_M68K_CACHEOPS_H_

#include "opt_m68k_arch.h"

#if notyet /* XXX */
#include <machine/cpuconf.h>
#endif

#include <m68k/cacheops_20.h>
#include <m68k/cacheops_30.h>
#include <m68k/cacheops_40.h>
#include <m68k/cacheops_60.h>

#define M68K_CACHEOPS_NTYPES (defined(M68K_CACHEOPS_MACHDEP) + \
	defined(M68020) + defined(M68030) + defined(M68040) + defined(M68060))

#if M68K_CACHEOPS_NTYPES == 1

#if defined(M68020)

#define	DCIA()		DCIA_20()
#define	DCIAS(pa)	DCIAS_20((pa))
#define	DCIS()		DCIS_20()
#define	DCIU()		DCIU_20()
#define	ICIA()		ICIA_20()
#define	ICPA()		ICPA_20()
#define	PCIA()		PCIA_20()
#define	TBIA()		TBIA_20()
#define	TBIAS()		TBIAS_20()
#define	TBIAU()		TBIAU_20()
#define	TBIS(va)	TBIS_20((va))

#elif defined(M68030)

#define	DCIA()		DCIA_30()
#define	DCIAS(pa)	DCIAS_30((pa))
#define	DCIS()		DCIS_30()
#define	DCIU()		DCIU_30()
#define	ICIA()		ICIA_30()
#define	ICPA()		ICPA_30()
#define	PCIA()		PCIA_30()
#define	TBIA()		TBIA_30()
#define	TBIAS()		TBIAS_30()
#define	TBIAU()		TBIAU_30()
#define	TBIS(va)	TBIS_30((va))

#elif defined(M68040)

#define	DCIA()		DCIA_40()
#define	DCIAS(pa)	DCIAS_40((pa))
#define	DCIS()		DCIS_40()
#define	DCIU()		DCIU_40()
#define	ICIA()		ICIA_40()
#define	ICPA()		ICPA_40()
#define	PCIA()		PCIA_40()
#define	TBIA()		TBIA_40()
#define	TBIAS()		TBIAS_40()
#define	TBIAU()		TBIAU_40()
#define	TBIS(va)	TBIS_40((va))

#elif defined(M68060)

#define	DCIA()		DCIA_60()
#define	DCIAS(pa)	DCIAS_60((pa))
#define	DCIS()		DCIS_60()
#define	DCIU()		DCIU_60()
#define	ICIA()		ICIA_60()
#define	ICPA()		ICPA_60()
#define	PCIA()		PCIA_60()
#define	TBIA()		TBIA_60()
#define	TBIAS()		TBIAS_60()
#define	TBIAU()		TBIAU_60()
#define	TBIS(va)	TBIS_60((va))

#endif

#else /* M68K_CACHEOPS_NTYPES == 1 */

#define	DCIA()		_DCIA()
#define	DCIAS(pa)	_DCIAS((pa))
#define	DCIS()		_DCIS()
#define	DCIU()		_DCIU()
#define	ICIA()		_ICIA()
#define	ICPA()		_ICPA()
#define	PCIA()		_PCIA()
#define	TBIA()		_TBIA()
#define	TBIAS()		_TBIAS()
#define	TBIAU()		_TBIAU()
#define	TBIS(va)	_TBIS((va))

#endif /* M68K_CACHEOPS_NTYPES == 1 */

void	_DCIA(void);
void	_DCIAS(paddr_t);
void	_DCIS(void);
void	_DCIU(void);
void	_ICIA(void);
void	_ICPA(void);
void	_PCIA(void);
void	_TBIA(void);
void	_TBIAS(void);
void	_TBIAU(void);
void	_TBIS(vaddr_t);


#if defined(M68040) || defined(M68060)

/*
 * These cache ops are identical between M68040 and M68060
 * and not available on M68020 and M68030 so no need to check cputype.
 */
#define	DCFA()		DCFA_40()
#define	DCPA()		DCPA_40()
#define	ICPL(pa)	ICPL_40(pa)
#define	ICPP(pa)	ICPP_40(pa)
#define	DCPL(pa)	DCPL_40(pa)
#define	DCPP(pa)	DCPP_40(pa)
#define	DCFL(pa)	DCFL_40(pa)
#define	DCFP(pa)	DCFP_40(pa)

#endif

#endif /* _M68K_CACHEOPS_H_ */