blob: b7282597732b0e82e26ee1733ef85a6ff8a2d7eb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/* $NetBSD: aucomreg.h,v 1.1 2002/07/29 15:42:42 simonb Exp $ */
/* copyright */
#include <dev/ic/comreg.h>
#undef com_data /* XXX ... */
#undef com_dlbl
#undef com_dlbh
#undef com_ier
#undef com_iir
#undef com_fifo
#undef com_lctl
#undef com_cfcr
#undef com_mcr
#undef com_lsr
#undef com_msr
#undef com_scratch
#undef COM_FREQ /* relative to CPU clock speed on Au1X00 */
/*
* Alchemy Semi Au1X00 UART registers
*/
#define com_rxdata 0x00 /* receive data register (R) */
#define com_txdata 0x04 /* transmit data register (W) */
#define com_ier 0x08 /* interrupt enable (R/W) */
#define com_iir 0x0c /* interrupt identification (R) */
#define com_fifo 0x10 /* FIFO control (R/W) */
#define com_lctl 0x14 /* line control register (R/W) */
#define com_cfcr 0x14 /* line control register (R/W) */
#define com_mcr 0x18 /* modem control register (R/W) */
#define com_lsr 0x1c /* line status register (R) */
#define com_msr 0x20 /* modem status register (R) */
#define com_dlb 0x28 /* divisor latch (16bit) (R/W) */
#define com_modctl 0x100 /* module control register (R/W) */
/* XXX ISA-specific. */
#undef COM_NPORTS
#define COM_NPORTS 0x104
|