blob: 840ae393d535cbac8645ef6a05e35cfa84f53b73 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/* $NetBSD: cache_octeon.h,v 1.2 2016/07/11 16:15:35 matt Exp $ */
#define CACHE_OCTEON_I 0
#define CACHE_OCTEON_D 1
#define CACHEOP_OCTEON_INV_ALL (0 << 2) /* I, D */
#define CACHEOP_OCTEON_INDEX_LOAD_TAG (1 << 2) /* I, D */
#define CACHEOP_OCTEON_BITMAP_STORE (3 << 2) /* I */
#define CACHEOP_OCTEON_VIRTUAL_TAG_INV (4 << 2) /* D */
#if !defined(_LOCORE)
/*
* cache_octeon_invalidate:
*
* Invalidate all cahce blocks.
* Argument "op" must be CACHE_OCTEON_I or CACHE_OCTEON_D.
* In Octeon specification, invalidate instruction works
* all cache blocks.
*/
#define cache_octeon_invalidate(op) \
do { \
__asm __volatile( \
".set noreorder \n\t" \
"cache %0, 0($0) \n\t" \
".set reorder" \
: \
: "i" (op) \
: "memory"); \
} while (/*CONSTCOND*/0)
/*
* cache_octeon_op_line:
*
* Perform the specified cache operation on a single line.
*/
#define cache_op_octeon_line(va, op) \
do { \
__asm __volatile( \
".set noreorder \n\t" \
"cache %1, 0(%0) \n\t" \
".set reorder" \
: \
: "r" (va), "i" (op) \
: "memory"); \
} while (/*CONSTCOND*/0)
void octeon_icache_sync_all(void);
void octeon_icache_sync_range(register_t va, vsize_t size);
void octeon_icache_sync_range_index(vaddr_t va, vsize_t size);
void octeon_pdcache_inv_all(void);
void octeon_pdcache_inv_range(register_t va, vsize_t size);
void octeon_pdcache_inv_range_index(vaddr_t va, vsize_t size);
void octeon_pdcache_wb_range(register_t va, vsize_t size);
#endif /* !_LOCORE */
|