summaryrefslogtreecommitdiff
path: root/sys/arch/riscv/include/mcontext.h
blob: fcc570c19a34f41208918fc4395537d8d70f9485 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
/* $NetBSD: mcontext.h,v 1.7 2023/05/07 12:41:48 skrll Exp $ */

/*-
 * Copyright (c) 2014 The NetBSD Foundation, Inc.
 * All rights reserved.
 *
 * This code is derived from software contributed to The NetBSD Foundation
 * by Matt Thomas of 3am Software Foundry.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef _RISCV_MCONTEXT_H_
#define _RISCV_MCONTEXT_H_

/*
 */

#define	_NGREG	32		/* GR1-31 */
#define	_NFREG	33		/* F0-31, FCSR */

/*
 * This fragment is common to <riscv/mcontext.h> and <riscv/reg.h>
 */
#ifndef _BSD_FPREG_T_
union __fpreg {
		__uint64_t u_u64;
		double u_d;
};
#define _BSD_FPREG_T_	union __fpreg
#endif

typedef	__uint64_t	__greg_t;
typedef	__greg_t	__gregset_t[_NGREG];
typedef	__uint32_t	__greg32_t;
typedef	__greg32_t	__gregset32_t[_NGREG];
typedef _BSD_FPREG_T_	__fregset_t[_NFREG];

#define	_REG_X1		0
#define	_REG_X2		1
#define	_REG_X3		2
#define	_REG_X4		3
#define	_REG_X5		4
#define	_REG_X6		5
#define	_REG_X7		6
#define	_REG_X8		7
#define	_REG_X9		8
#define	_REG_X10	9
#define	_REG_X11	10
#define	_REG_X12	11
#define	_REG_X13	12
#define	_REG_X14	13
#define	_REG_X15	14
#define	_REG_X16	15
#define	_REG_X17	16
#define	_REG_X18	17
#define	_REG_X19	18
#define	_REG_X20	19
#define	_REG_X21	20
#define	_REG_X22	21
#define	_REG_X23	22
#define	_REG_X24	23
#define	_REG_X25	24
#define	_REG_X26	25
#define	_REG_X27	26
#define	_REG_X28	27
#define	_REG_X29	28
#define	_REG_X30	29
#define	_REG_X31	30
#define	_REG_PC		31

#define	_REG_RA		_REG_X1
#define	_REG_SP		_REG_X2
#define	_REG_GP		_REG_X3
#define	_REG_TP		_REG_X4
#define	_REG_S0		_REG_X8
#define	_REG_RV		_REG_X10
#define	_REG_A0		_REG_X10

#define	_REG_F0		0
#define	_REG_FPCSR	32

typedef struct {
	__gregset_t	__gregs;	/* General Purpose Register set */
	__fregset_t	__fregs;	/* Floating Point Register set */
	__greg_t	__spare[7];	/* future proof */
} mcontext_t;

typedef struct {
	__gregset32_t	__gregs;	/* General Purpose Register set */
	__fregset_t	__fregs;	/* Floating Point Register set */
	__greg32_t	__spare[7];	/* future proof */
} mcontext32_t;

/* Machine-dependent uc_flags */
#define	_UC_SETSTACK	0x00010000	/* see <sys/ucontext.h> */
#define	_UC_CLRSTACK	0x00020000	/* see <sys/ucontext.h> */
#define	_UC_TLSBASE	0x00080000	/* see <sys/ucontext.h> */

#define _UC_MACHINE_SP(uc)		((uc)->uc_mcontext.__gregs[_REG_SP])
#define _UC_MACHINE_FP(uc)		((uc)->uc_mcontext.__gregs[_REG_S0])
#define _UC_MACHINE_PC(uc)		((uc)->uc_mcontext.__gregs[_REG_PC])
#define _UC_MACHINE_INTRV(uc)		((uc)->uc_mcontext.__gregs[_REG_RV])

#define	_UC_MACHINE_SET_PC(uc, pc)	_UC_MACHINE_PC(uc) = (pc)

#if defined(_RTLD_SOURCE) || defined(_LIBC_SOURCE) || defined(__LIBPTHREAD_SOURCE__)
#include <sys/tls.h>

static __inline void *
__lwp_getprivate_fast(void)
{
	void *__tp;
	__asm("mv %0, tp" : "=r"(__tp));
	return __tp;
}

/*
 * On RISCV, since displacements are signed 12-bit values, the TCB Pointer
 * is biased by sizeof(tcb) so that first thread datum can be addressed by
 * -sizeof(tcb).
 */

#define	TLS_TP_OFFSET	0x0
#define	TLS_TCB_ALIGN	16
#define	TLS_DTV_OFFSET	0x800
__CTASSERT(TLS_TP_OFFSET + sizeof(struct tls_tcb) < 0x800);

static __inline void *
__lwp_gettcb_fast(void)
{
	void *__tcb;

	__asm __volatile(
		"addi %[__tcb], tp, %[__offset]"
	    :	[__tcb] "=r" (__tcb)
	    :	[__offset] "n" (-(TLS_TP_OFFSET + sizeof(struct tls_tcb))));

	return __tcb;
}

static __inline void
__lwp_settcb(void *__tcb)
{
	__asm __volatile(
		"addi tp, %[__tcb], %[__offset]"
	    :
	    :	[__tcb] "r" (__tcb),
		[__offset] "n" (TLS_TP_OFFSET + sizeof(struct tls_tcb)));
}

#endif /* _RTLD_SOURCE || _LIBC_SOURCE || __LIBPTHREAD_SOURCE__ */

#endif /* !_RISCV_MCONTEXT_H_ */