1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
|
/* $NetBSD: pci_gio.c,v 1.19 2021/08/07 16:19:04 thorpej Exp $ */
/*
* Copyright (c) 2006 Stephen M. Rumble
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: pci_gio.c,v 1.19 2021/08/07 16:19:04 thorpej Exp $");
/*
* Glue for PCI devices that are connected to the GIO bus by various little
* GIO<->PCI ASICs.
*
* We presently support the following boards:
* o Phobos G100/G130/G160 (if_tlp, lxtphy)
* o Set Engineering GFE (if_tl, nsphy)
*/
#include "opt_pci.h"
#include "pci.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/malloc.h>
#include <sys/bus.h>
#include <machine/machtype.h>
#include <sgimips/gio/giovar.h>
#include <sgimips/gio/gioreg.h>
#include <sgimips/gio/giodevs.h>
#include <sgimips/dev/imcvar.h>
#include <mips/cache.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/pciconf.h>
int giopci_debug = 0;
#define DPRINTF(_x) if (giopci_debug) printf _x
struct giopci_softc {
struct sgimips_pci_chipset sc_pc;
int sc_slot;
int sc_gprid;
uint32_t sc_pci_len;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
};
static int giopci_match(device_t, cfdata_t, void *);
static void giopci_attach(device_t, device_t, void *);
static int giopci_bus_maxdevs(pci_chipset_tag_t, int);
static pcireg_t giopci_conf_read(pci_chipset_tag_t, pcitag_t, int);
static void giopci_conf_write(pci_chipset_tag_t, pcitag_t, int, pcireg_t);
static int giopci_conf_hook(pci_chipset_tag_t, int, int, int, pcireg_t);
static int giopci_intr_map(const struct pci_attach_args *,
pci_intr_handle_t *);
static const char *
giopci_intr_string(pci_chipset_tag_t, pci_intr_handle_t,
char *, size_t);
static void *giopci_intr_establish(int, int, int (*)(void *), void *);
static void giopci_intr_disestablish(void *);
#define PHOBOS_PCI_OFFSET 0x00100000
#define PHOBOS_PCI_LENGTH 128 /* ~arbitrary */
#define PHOBOS_TULIP_START 0x00101000
#define PHOBOS_TULIP_END 0x001fffff
#define SETENG_MAGIC_OFFSET 0x00020000
#define SETENG_MAGIC_VALUE 0x00001000
#define SETENG_PCI_OFFSET 0x00080000
#define SETENG_PCI_LENGTH 128 /* ~arbitrary */
#define SETENG_TLAN_START 0x00100000
#define SETENG_TLAN_END 0x001fffff
CFATTACH_DECL_NEW(giopci, sizeof(struct giopci_softc),
giopci_match, giopci_attach, NULL, NULL);
static void pcimem_bus_mem_init(bus_space_tag_t, void *);
static struct mips_bus_space pcimem_mbst;
bus_space_tag_t gio_pci_memt = NULL;
static int
giopci_match(device_t parent, cfdata_t match, void *aux)
{
struct gio_attach_args *ga = aux;
int gprid;
/*
* I think that these cards are all GIO32-bis or GIO64. Thus
* they work in either Indigo2/Challenge M or
* Indy/Challenge S/Indigo R4k, according to form factor. However,
* there are some exceptions (e.g. my Indigo R4k won't power
* on with the Set Engineering card installed).
*/
if (mach_type != MACH_SGI_IP20 && mach_type != MACH_SGI_IP22)
return (0);
gprid = GIO_PRODUCT_PRODUCTID(ga->ga_product);
if (gprid == PHOBOS_G100 || gprid == PHOBOS_G130 ||
gprid == PHOBOS_G160 || gprid == SETENG_GFE)
return (1);
return (0);
}
static void
giopci_attach(device_t parent, device_t self, void *aux)
{
struct giopci_softc *sc = device_private(self);
pci_chipset_tag_t pc = &sc->sc_pc;
struct gio_attach_args *ga = aux;
uint32_t pci_off, pci_len, arb;
struct pcibus_attach_args pba;
u_long m_start, m_end;
#ifdef PCI_NETBSD_CONFIGURE
extern int pci_conf_debug;
pci_conf_debug = giopci_debug;
#endif
sc->sc_iot = ga->ga_iot;
sc->sc_slot = ga->ga_slot;
sc->sc_gprid = GIO_PRODUCT_PRODUCTID(ga->ga_product);
pcimem_bus_mem_init(&pcimem_mbst, NULL);
gio_pci_memt = &pcimem_mbst;
if (mach_type == MACH_SGI_IP22 &&
mach_subtype == MACH_SGI_IP22_FULLHOUSE)
arb = GIO_ARB_RT | GIO_ARB_MST | GIO_ARB_PIPE;
else
arb = GIO_ARB_RT | GIO_ARB_MST;
if (gio_arb_config(ga->ga_slot, arb)) {
printf(": failed to configure GIO bus arbiter\n");
return;
}
#if (NIMC > 0)
imc_disable_sysad_parity();
#endif
switch (sc->sc_gprid) {
case PHOBOS_G100:
case PHOBOS_G130:
case PHOBOS_G160:
pci_off = PHOBOS_PCI_OFFSET;
pci_len = PHOBOS_PCI_LENGTH;
m_start = MIPS_KSEG1_TO_PHYS(ga->ga_addr + PHOBOS_TULIP_START);
m_end = MIPS_KSEG1_TO_PHYS(ga->ga_addr + PHOBOS_TULIP_END);
break;
case SETENG_GFE:
/*
* NB: The SetEng board does not allow the ThunderLAN's DMA
* engine to properly transfer segments that span page
* boundaries. See sgimips/autoconf.c where we catch a
* tl(4) device attachment and create an appropriate
* proplib entry to enable the workaround.
*/
pci_off = SETENG_PCI_OFFSET;
pci_len = SETENG_PCI_LENGTH;
m_start = MIPS_KSEG1_TO_PHYS(ga->ga_addr + SETENG_TLAN_START);
m_end = MIPS_KSEG1_TO_PHYS(ga->ga_addr + SETENG_TLAN_END);
bus_space_write_4(ga->ga_iot, ga->ga_ioh,
SETENG_MAGIC_OFFSET, SETENG_MAGIC_VALUE);
break;
default:
panic("giopci_attach: unsupported GIO product id 0x%02x",
sc->sc_gprid);
}
if (bus_space_subregion(ga->ga_iot, ga->ga_ioh, pci_off, pci_len,
&sc->sc_ioh)) {
printf("%s: unable to map PCI registers\n", device_xname(self));
return;
}
sc->sc_pci_len = pci_len;
pc->pc_bus_maxdevs = giopci_bus_maxdevs;
pc->pc_conf_read = giopci_conf_read;
pc->pc_conf_write = giopci_conf_write;
pc->pc_conf_hook = giopci_conf_hook;
pc->pc_intr_map = giopci_intr_map;
pc->pc_intr_string = giopci_intr_string;
pc->intr_establish = giopci_intr_establish;
pc->intr_disestablish = giopci_intr_disestablish;
pc->iot = ga->ga_iot;
pc->ioh = ga->ga_ioh;
pc->cookie = sc;
printf(": %s\n", gio_product_string(sc->sc_gprid));
#ifdef PCI_NETBSD_CONFIGURE
struct pciconf_resources *pcires = pciconf_resource_init();
pciconf_resource_add(pcires, PCICONF_RESOURCE_MEM,
m_start, (m_end - m_start) + 1);
pci_configure_bus(pc, pcires, 0,
mips_cache_info.mci_dcache_align);
pciconf_resource_fini(pcires);
#endif
memset(&pba, 0, sizeof(pba));
pba.pba_memt = gio_pci_memt;
pba.pba_dmat = ga->ga_dmat;
pba.pba_pc = pc;
pba.pba_flags = PCI_FLAGS_MEM_OKAY;
/* NB: do not set PCI_FLAGS_{MRL,MRM,MWI}_OKAY -- true ?! */
config_found(self, &pba, pcibusprint, CFARGS_NONE);
}
static int
giopci_bus_maxdevs(pci_chipset_tag_t pc, int busno)
{
return (busno == 0);
}
static pcireg_t
giopci_conf_read(pci_chipset_tag_t pc, pcitag_t tag, int reg)
{
struct giopci_softc *sc = pc->cookie;
int bus, dev, func;
pcireg_t data;
if ((unsigned int)reg >= PCI_CONF_SIZE)
return (pcireg_t) -1;
pci_decompose_tag(pc, tag, &bus, &dev, &func);
if (bus != 0 || dev != 0 || func != 0)
return (0);
/* XXX - should just use bus_space_peek */
if (reg >= sc->sc_pci_len) {
DPRINTF(("giopci_conf_read: reg 0x%x out of bounds\n", reg));
return (0);
}
DPRINTF(("giopci_conf_read: reg 0x%x = 0x", reg));
data = bus_space_read_4(sc->sc_iot, sc->sc_ioh, reg);
DPRINTF(("%08x\n", data));
return (data);
}
static void
giopci_conf_write(pci_chipset_tag_t pc, pcitag_t tag, int reg, pcireg_t data)
{
struct giopci_softc *sc = pc->cookie;
int bus, dev, func;
if ((unsigned int)reg >= PCI_CONF_SIZE)
return;
pci_decompose_tag(pc, tag, &bus, &dev, &func);
if (bus != 0 || dev != 0 || func != 0)
return;
/* XXX - should just use bus_space_poke */
if (reg >= sc->sc_pci_len) {
DPRINTF(("giopci_conf_write: reg 0x%x out of bounds "
"(val = 0x%08x)\n", reg, data));
return;
}
DPRINTF(("giopci_conf_write: reg 0x%x = 0x%08x\n", reg, data));
bus_space_write_4(sc->sc_iot, sc->sc_ioh, reg, data);
}
static int
giopci_conf_hook(pci_chipset_tag_t pc, int bus, int device, int function,
pcireg_t id)
{
/* All devices use memory accesses only. */
return (PCI_CONF_MAP_MEM | PCI_CONF_ENABLE_MEM | PCI_CONF_ENABLE_BM);
}
static int
giopci_intr_map(const struct pci_attach_args *pa, pci_intr_handle_t *ihp)
{
struct giopci_softc *sc = pa->pa_pc->cookie;
*ihp = sc->sc_slot;
return (0);
}
static const char *
giopci_intr_string(pci_chipset_tag_t pc, pci_intr_handle_t ih, char * buf,
size_t len)
{
snprintf(buf, len, "slot %s", (ih == GIO_SLOT_EXP0) ? "EXP0" :
(ih == GIO_SLOT_EXP1) ? "EXP1" : "GFX");
return buf;
}
static void *
giopci_intr_establish(int slot, int level, int (*func)(void *), void *arg)
{
return (gio_intr_establish(slot, level, func, arg));
}
static void
giopci_intr_disestablish(void *cookie)
{
panic("giopci_intr_disestablish: impossible.");
}
#define CHIP pcimem
#define CHIP_MEM /* defined */
#define CHIP_WRONG_ENDIAN
#define CHIP_W1_BUS_START(v) 0x00000000UL
#define CHIP_W1_BUS_END(v) 0xffffffffUL
#define CHIP_W1_SYS_START(v) 0x00000000UL
#define CHIP_W1_SYS_END(v) 0xffffffffUL
#include <mips/mips/bus_space_alignstride_chipdep.c>
|