summaryrefslogtreecommitdiff
path: root/sys/arch/riscv
AgeCommit message (Expand)Author
2023-07-04riscv: Fix (U)INT64_C suffix to match gcc's built-in idea of types.riastradh
2023-06-24Always initialise ci_tlb_info in cpu_info_store[0].skrll
2023-06-23Pad the trapframe so it's a multiple of 16 bytes so that when a trapframeskrll
2023-06-15G/C file was renamed in recent commit.skrll
2023-06-12risc-v: MULTIPROCESSOR supportskrll
2023-06-12sortskrll
2023-06-12Call / define fdtbus_cpus_md_attach for platforms with cpus @ fdt.skrll
2023-06-10Remove magic numbers. NFCI.skrll
2023-06-10Whitespace.skrll
2023-06-02follow the steps of Andrew Doran (ad) commit and fix more s/loose/lose/ typos.andvar
2023-06-01fix various typos in comments.andvar
2023-05-28Second arg to fdt_memory_remove_range is a size so pass dtbsize and notskrll
2023-05-25Fix CLKF_INTR so that not all time is shown as being spent in interrupts.skrll
2023-05-14Check for RB_HALT in cpu_reboot.skrll
2023-05-08Don't expose vaddr_t or register_t to userland. The gdb configure scriptskrll
2023-05-08Remove some #if 0'ed codeskrll
2023-05-08KNFskrll
2023-05-08RISC-V: Add the Google Goldfish RTC to the GENERIC.commonskrll
2023-05-07RISC-V support that works on QEMU with a single hart.skrll
2023-04-22G/C pte_indexskrll
2023-03-01riscv: Optimization: Omit needless membar when triggering softint.riastradh
2023-02-26ci_data.cpu_kcpuset -> ci_kcpusetskrll
2023-02-23riscv: Add missing barriers in cpu_switchto.riastradh
2023-02-09Adjust _all_ cinclude of *.local filesabs
2023-02-09Ensure GENERIC.local is always at the end of GENERICabs
2022-12-23Fix RV buildsskrll
2022-12-13KNFskrll
2022-12-04Restore t5 and t6 from the correct locations in exception_kernexit.skrll
2022-12-04ASSERT that md_astpending it zero for the new lwp.skrll
2022-12-03leading whitespace... oopsskrll
2022-12-03Trailing whitespaceskrll
2022-12-03Correct some pre-existing relocations and add some new ones.skrll
2022-11-25Add driver for SiFive FU540 PRCI clock controller.jmcneill
2022-11-19Fix some typesskrll
2022-11-19Some commentsskrll
2022-11-19Fix CONSADDR and save a labelskrll
2022-11-18Fix SR_WPRI.skrll
2022-11-17Use updated defines for the user-mode sstatus value.simonb
2022-11-17Document lots of bits.simonb
2022-11-17Use better types and struct member names in the clockframe.simonb
2022-11-15Include GENERIC.local if it exists.simonb
2022-11-15Use similar macro-magic to aarch64 armreg.h to add per-csrsimonb
2022-11-13Comment fixskrll
2022-11-12Add NFS_BOOT_DHCP option.simonb
2022-11-12Note some SV39 PTE bits defined in extensions.skrll
2022-11-12Use uintptr_t consistently rather than register_tskrll
2022-11-11The supervisor status register is the native word width, not fixedsimonb
2022-11-08Parentheses police.simonb
2022-11-08Add cause register trap types, and some macros to access cause registersimonb
2022-11-08Add a #define for XLEN, the RISC-V native base integer ISA width.simonb